Categories

Logic Sniffer: Demon Core v6

Posted on Wednesday, February 9th, 2011 in FPGA, logic analyzer by Ian

Dogsbody released v6 of the Verilog core for the Logic Sniffer, codename “Demon Core”. Try it with Jawi’s latest 0.9.3.1 client software:

Feb 8 Edit: Release6. Removed inclusive-RLE mode, since breaks older clients and is no longer used by Jawi’s. Also fixed 24-bit RLE counts. Note: Please be sure to use Jawi’s 0.9.3 release (or newer)!

Via the forum!

Get a Logic Sniffer for $50, with free worldwide shipping.

This entry was posted on Wednesday, February 9th, 2011 at 11:20 am and is filed under FPGA, logic analyzer. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.

One Response to “Logic Sniffer: Demon Core v6”

  1. George Gallant says:

    The Logic Sniffer is working quite well. Would like to add a couple high speed a/d ports to it. Unable to locate the latest Verilog code. Browser spends a long time trying to connect to the SVN and then quits.

Leave a Reply

Notify me of followup comments via e-mail. You can also subscribe without commenting.

Recent Comments

  • Craig B: Shouldn't the default be 00xxx010? Note that bit 0 appears out of order in the documentation. In that case I think the initial value is...
  • JJM: From the datasheet extract you are showing, the power up status should be 00xxx010, not 000xxx01. Bit numbering is misleading since 'measurement resolution' is apparently...
  • Jan Ciger (@janoc200): Hmm, that could actually explain why the three sensor IMU breakout I have bought a few years ago had all sorts of issues - I...
  • Travis: Is it preset to the windows 3 fingered salute?
  • Glenn: What a cool idea !