Posts Tagged ‘board layout’

App note: Best design and layout practices for SiTime oscillators

Sunday, June 19th, 2016

SiTime's app note about how to properly route an oscillator's PCB traces. Link here Proper decoupling, bypassing, and power supply noise reduction is important in many applications to ensure optimal performance for oscillators. A common strategy is to place capacitors near high speed devices on a printed circuit board (PCB)....

Tags: , , ,
Posted in app notes | No Comments »

App note: Board layout tips for switchmode DC/DC converters

Saturday, October 15th, 2011

The app note featured here provides basic PCB layout tips for building switch-mode DC/DC converters. As an integral part of their function, switch mode converters have square like signals in some of their traces. These signals create harmonics from the switching frequency that can cause much EMI interference, as well as...

Tags: , ,
Posted in app notes | 1 Comment »

Tiny CPU: testbed for CPLD-based processors

Friday, June 10th, 2011

Tiny CPU uses an Altera CPLD to emulate a simple processor. Also included on the board: flash ROM, keyboard input, JTAG header, and more. Tiny CPU is a custom “small CPU” design intended for implementation in a CPLD. Such soft CPU cores typically target an FPGA or large CPLD, but...

Tags: , , ,
Posted in CPLD, dev boards | 3 Comments »

Recent Comments