Demystifying hardware security with the Bus Pirate

Alain Iamburg over at FishNet Security writes: Welcome to Part III of this series on hardware security. In Part II we explored passive data captures of EEPROM read operations over the SPI bus. In this installment, we will be looking at techniques for actively probing and communicating with such chips. Memory chips can contain interesting data. […]