App note: Understanding latch-up in advanced CMOS logic

Another old app note from Fairchild Semiconductor about CMOS latch-up. Link here (PDF!) Latch-up is a failure mechanism of CMOS integrated circuits characterized by excessive current drain coupled with functional failure, parametric failure and/or device destruction. It may be a temporary condition that terminates upon removal of the exciting stimulus, a catastrophic condition that requires […]