App note: Analyzing VIN overstress in power ICs

an_richtek_an048

Investigative app note from Richtek about the component failure point caused by EOS. Link here (PDF)

Failures in power ICs are often the result of Electrical Over Stress (EOS) on the IC input supply pin. This report explains the structure of power IC input ESD protection and how ESD cells can become damaged due to EOS. Common causes for input EOS are hot-plug events and other transient effects involving wire or trace inductance in combination with low ESR ceramic capacitors. Solutions are presented how to avoid EOS via special circuit and system design considerations.

Leave a comment

Your email address will not be published. Required fields are marked *

Notify me of followup comments via e-mail. You can also subscribe without commenting.