Categories

App note: High-speed input clock issues

Posted on Sunday, February 14th, 2016 in app notes by DP

an_e2v_doc0871B

Clock jitter are a big issue in high-speed ADC, here’s an application note from e2V to guide users deals with these problems. Link here (PDF)

The e2v converters family addresses the high-speed market in the field of ADCs as well as DACs, with frequencies operating in the GHz range. Such high-speed devices require high-speed clock signals, which are usually subject to noise and wich users are not used to deal with. As a matter of fact, the clock signal integrity is one of the main factor to be taken into account for proper operation of an ADC.

High-speed ADCs require a low phase noise clock (namely a low jitter clock) in order to limit the dynamic performance degration caused by noise on the clock. Event though many manufacturers offer crystal oscillators with the right jitter characteristics, only a few are able to generate clocks in the GHz range.

These two issues are addressed in this paper, which intends to help the user understand the jitter phenomenon and design a proper clock with the right performance.

This entry was posted on Sunday, February 14th, 2016 at 5:00 pm and is filed under app notes. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.

Leave a Reply

Notify me of followup comments via e-mail. You can also subscribe without commenting.

Recent Comments

  • Joe Desbonnet: Ya, I can recommend the low melting point solder. I used brand 'ChipQuik' and it's amazingly easy to use.
  • Jerome: I need a new BusPirate for the Fablab ;) Many thanks!
  • Max: Seems like an unexpectedly violent way to remove the chip indeed. A hot air station should of course do the job just fine, but in...
  • jose: Part removal described here is pure butchery, the cheapest hot air station will do a fast and clean job removing the QFP, heat air to...
  • Cody: Yes please