miniSpartan6, another Spartan 6 Kit

Posted on Thursday, May 9th, 2013 in FPGA by DP


The Hardwarer has designed and built this open source FPGA starter kit -miniSpartan6, it is based on Papilio Pro and XuLA2:

It is designed around Spartan 6 chip from Xilinx and it has on board JTAG programmer based on FT2232D from FTDI.

The miniSpartan6 is built to combine the advantages of both Papilio Pro and XuLA2. It is breadboard friendly like XuLA2 and it has the features of  Papilio Pro.  In addition, it has on board LEDs and switches. This will help beginners immediately start their first projects without any need for shields or wires.

This entry was posted on Thursday, May 9th, 2013 at 1:00 pm and is filed under FPGA. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.

11 Responses to “miniSpartan6, another Spartan 6 Kit”

  1. Andy Kong says:

    I have a board with TI DSP and FPGA, how can I put all C code into this board? Thx

    • Hans de Jong says:

      You don’t program FPGA’s in C.
      Try Verilog and VHDL. It’s a complete other way of thinking than C, C++ or any other CPU programming.

      • Andy Kong says:

        I mean the DSP coding is in C.

      • Tiersten says:

        Look at the documentation for your board as it would be specific to the board. If there isn’t any then look at the documentation for the TI DSP and the FPGA. Your question isn’t related to this Spartan board beyond them both having a FPGA.

  2. Alan says:

    The killer question: can this FPGA emulate a Bus Pirate? Especially the 5V I/O tolerance?

    • Tiersten says:

      I/O on the Spartan FPGA isn’t 5V tolerant. You can put in a current limiting resistor and use the internal clamping diodes if you’re careful but you can’t get 5V outputs without a voltage translation buffer.

      As for whether it would be compatible with the Bus Pirate. In theory it could be but you’d need to write/find a compatible PIC core. Seems a lot of work to do when the Bus Pirate v3 is only $27 and the v4 is $37.

      • Alan says:

        Actually, the Bus Pirate already uses a 4066 to buffer 5V logic. I was thinking a similar circuit [or level translator] would do the trick.

        As for the core – there are PIC18 cores available. How many cores you can fit on an FPGA depends on the cores, and the FPGA itself. Would you like two Bus Pirates in a single case? Three?

        Not to mention the built-in JTAG connection…

      • Dave says:

        The 4066 in the buspirate is not used as a buffer, it’s used to switch in the pullups. The reason it can handle 5V is that the digital i/o pins on that family of pic24 devices are tolerant of up to 6V (the pins with analog functions can handle significantly less though).

      • Ian says:


Leave a Reply

Notify me of followup comments via e-mail. You can also subscribe without commenting.

Recent Comments

  • Craig B: Shouldn't the default be 00xxx010? Note that bit 0 appears out of order in the documentation. In that case I think the initial value is...
  • JJM: From the datasheet extract you are showing, the power up status should be 00xxx010, not 000xxx01. Bit numbering is misleading since 'measurement resolution' is apparently...
  • Jan Ciger (@janoc200): Hmm, that could actually explain why the three sensor IMU breakout I have bought a few years ago had all sorts of issues - I...
  • Travis: Is it preset to the windows 3 fingered salute?
  • Glenn: What a cool idea !