Xilinx CPLD design techniques online documentation

Posted on Monday, December 3rd, 2012 in CPLD, documentation by the machinegeek

Xilinx has an online searchable database of information on programming their CPLD devices. It includes a number of cool tips and code samples for implementing bidirectional signals, clock dividers, global nets as well as information on CPLD attributes, the schematic library and controlling I/O pin voltages. In many cases code examples are provided in VHDL, Verilog, and ABEL along with schematic.

This entry was posted on Monday, December 3rd, 2012 at 3:00 pm and is filed under CPLD, documentation. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.

Leave a Reply

Notify me of followup comments via e-mail. You can also subscribe without commenting.

Recent Comments

  • Nathan Johnson: 100 channels. Not many are legal in any given area. Be sure to comply with local laws.
  • William Brodie-Tyrrell: It's getting to the point where it's cheaper and definitely easier to use a Pi Zero or similar and a $20 3G USB dongle. Power...
  • KH: IIRC most of the actual operating system of modern HDDs is in one of the platter(s); the stuff on the 25VF010 is a bootup firmware......
  • Trev: I don't know of any inexpensive 3G modules (prices start around $US 50), but it does explain why 2G modules are relatively inexpensive by comparison....
  • Zonie: This site Rocks!