Free Model Foundry: open source CPLD/FPGA simulation models

Posted on Friday, March 16th, 2012 in code, CPLD, documentation, FPGA, open source, site by the machinegeek

Here’s a site we found containing open source simulation models for system level verification of CPLD/FPGA devices.

“Founded in 1995, Free Model Foundry (FMF) is dedicated to promoting standard modeling practices within the electrical engineering comunity. In particular, we support the use of VHDL, Verilog, and SystemVerilog modeling languages.

They believe in free, open source distribution of simulation and analysis models of electronic components. It promotes the development, distribution and sharing of functional simulation models (with timing) for board level components and open source behavioral models for proprietary IP.”

This entry was posted on Friday, March 16th, 2012 at 3:11 pm and is filed under code, CPLD, documentation, FPGA, open source, site. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.

2 Responses to “Free Model Foundry: open source CPLD/FPGA simulation models”

  1. Drone says:

    This site is cool. Also don’t forget this one:

Leave a Reply

Notify me of followup comments via e-mail. You can also subscribe without commenting.

Recent Comments

  • Max: Well, there's your problem. Or rather, the problem with Arduino in general: a) not using interrupts for anything that can't wait, and b) using delay()...
  • KH: yield() instead of proper interrupt-driven code? Ewwwwwww... somebody please teach these Arduino folks proper AVR microcontroller programming!
  • Henry: Hope I win one thanks
  • Sohan: Hoping for one.
  • David: Hello!