Free Model Foundry: open source CPLD/FPGA simulation models

Posted on Friday, March 16th, 2012 in code, CPLD, documentation, FPGA, open source, site by the machinegeek

Here’s a site we found containing open source simulation models for system level verification of CPLD/FPGA devices.

“Founded in 1995, Free Model Foundry (FMF) is dedicated to promoting standard modeling practices within the electrical engineering comunity. In particular, we support the use of VHDL, Verilog, and SystemVerilog modeling languages.

They believe in free, open source distribution of simulation and analysis models of electronic components. It promotes the development, distribution and sharing of functional simulation models (with timing) for board level components and open source behavioral models for proprietary IP.”

This entry was posted on Friday, March 16th, 2012 at 3:11 pm and is filed under code, CPLD, documentation, FPGA, open source, site. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.

2 Responses to “Free Model Foundry: open source CPLD/FPGA simulation models”

  1. Drone says:

    This site is cool. Also don’t forget this one:

Leave a Reply

Notify me of followup comments via e-mail. You can also subscribe without commenting.

Recent Comments

  • coppice: If all you have found so far is fake iphones, the next place you should visit is SEG in Hua Qiang Bei. Get out of...
  • Edward Cooper: Great article and good find on the markets! Any chance you can provide the locations of these places? I'm in Shenzhen at the moment and...
  • Dan: I'm up for one
  • TrickyNekro: Always in for another bunch! :-D
  • mol-1: Maybe this time !