Goal of this project is to develop a combination of 2-channel oscilloscope with a 32-channel logic analyzer. Sample speed will be 1 Msps, with a depth of 6k samples (when using one analog and 16 digital channels, depth can be doubled). Since it only needs to use a single PSoC chip, it can be made with relatively low cost, and can be made really small.
This entry was posted
on Sunday, July 10th, 2011 at 11:49 am and is filed under logic analyzer, oscilloscope.
You can follow any responses to this entry through the RSS 2.0 feed.
You can skip to the end and leave a response. Pinging is currently not allowed.