Categories

Bus Blaster v2 inspired JTAG debugger

Posted on Saturday, January 22nd, 2011 in Bus Blaster, CPLD by Ian

irrenhaus posted a JTAG debugger design inspired by the Bus Blaster v2:

I was developing my own version of a JTAG programmer with the FT2232H as I saw this project here.

I liked the Idea with the CPLD very much and I’d love to play with CPLD’s or FPGA’s so I decided to adopt this idea.

Bus Blaster v1 is on the way, and we’ve got a FT2232H breakout board for $27.

Via the forum.

This entry was posted on Saturday, January 22nd, 2011 at 7:44 am and is filed under Bus Blaster, CPLD. You can follow any responses to this entry through the RSS 2.0 feed. Both comments and pings are currently closed.

Comments are closed.

Recent Comments

  • Drone: So these go for around $330 USD and NO published calibration procedure online or otherwise? Given what's inside - I don't think I'll be considering...
  • Pekka Akselin: This is ridiculous!? :-) We are back at 256(!) byte EPROMs that needed multiple, a handful, of voltages to run! :-(
  • KH: Let's try a back-of-envelope calc balancing energies. From MCP1700 datasheet, there are graphs for a 200mA load step. Estimate the energy shortfall as 12uJ. Say...
  • Daniel: It's been a week and my comment is still awaiting moderation. Apparently the CIA doesn't want their involvement known?
  • KH: Agree, so okay, I guess he must have learned from somewhere. 100nF and 1000uF is so far apart, that was jarring; it's more magic incantation...