App note: Termination recommendations for single-ended oscillator driving single or multiple Loads

Proper clock signal terminations app note from SiTime. Link here (PDF)

Clock signals with fast edges see traces on Printed Circuit Boards (PCB) as transmission lines rather than simple wire connections. If the length of PCB trace exceeds certain limit it requires matching of the trace impedance to one or both of the source and load impedances. Impedance mismatch causes signal reflections travelling back and forth the transmission line causing signal distortions such as ringing, overshoots, and undershoots.

Leave a comment

Your email address will not be published. Required fields are marked *

Notify me of followup comments via e-mail. You can also subscribe without commenting.