Categories

App note: Introduction to gapped clocks and PLLs

Posted on Sunday, March 31st, 2019 in app notes by DP

an_silabs_an561

App note from Silicon Labs on the introduction of gapped clocks, how they can be used in network timing, and their impact upon phase locked loop (PLL) technology. Link here (PDF)

Gapped clocks are periodic clock signals of a single clock frequency that have clock pulses removed from their stream. Well-formed gapped clocks do not have reduced width pulses (known as runt pulses). Rather, each individual clock pulse is either completely present or completely absent.

This entry was posted on Sunday, March 31st, 2019 at 1:00 pm and is filed under app notes. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.

Leave a Reply

Notify me of followup comments via e-mail. You can also subscribe without commenting.

Recent Comments

  • Joe Desbonnet: Ya, I can recommend the low melting point solder. I used brand 'ChipQuik' and it's amazingly easy to use.
  • Jerome: I need a new BusPirate for the Fablab ;) Many thanks!
  • Max: Seems like an unexpectedly violent way to remove the chip indeed. A hot air station should of course do the job just fine, but in...
  • jose: Part removal described here is pure butchery, the cheapest hot air station will do a fast and clean job removing the QFP, heat air to...
  • Cody: Yes please