Categories

Lattice announces Diamond release 1.3

Posted on Tuesday, July 26th, 2011 in CPLD, FPGA, software by the machinegeek


Lattice Semiconductor has just announced Lattice Diamond® release 1.3, updating their FPGA design software environment. They write:

This release further builds on helping FPGA designers reach their goals for cost sensitive and low-power applications. In addition to its industry-leading Power Calculator, Lattice Diamond 1.3 software now aids migrating a design to a lower cost device as well as improving design resilience with clock jitter analysis. Other new software enhancements include support of complex multi-file simulation testbenches, a more intuitive synthesis constraint flow, and a significant speed-up of the download of large trace data and complex trigger configuration for on-chip debugging.

You can download your copy (1.8 GB) from the Lattice website.

This entry was posted on Tuesday, July 26th, 2011 at 7:40 pm and is filed under CPLD, FPGA, software. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.

Leave a Reply

Notify me of followup comments via e-mail. You can also subscribe without commenting.

Recent Comments

  • Edward Mallon: I've managed to get cheap thermistors calibrated to about to +/- 0.2C with 3.3v Arduinos. https://edwardmallon.wordpress.com/2017/04/26/calibrating-oversampled-thermistors-with-an-arduino/ Instead of playing whack-a-mole with the various sources of...
  • Ja: What the keyer do? Sends random morse code or there is some input? If someone can point me to some source to read I would...
  • Sorin: Pleasure of free!
  • hli: Sunday++
  • Max: Jolly good stuff, although the "include 100 W resistors in series with the inputs and outputs" part is quite hilarious until one realizes* they meant...