Categories

Lattice announces Diamond release 1.3

Posted on Tuesday, July 26th, 2011 in CPLD, FPGA, software by the machinegeek


Lattice Semiconductor has just announced Lattice Diamond® release 1.3, updating their FPGA design software environment. They write:

This release further builds on helping FPGA designers reach their goals for cost sensitive and low-power applications. In addition to its industry-leading Power Calculator, Lattice Diamond 1.3 software now aids migrating a design to a lower cost device as well as improving design resilience with clock jitter analysis. Other new software enhancements include support of complex multi-file simulation testbenches, a more intuitive synthesis constraint flow, and a significant speed-up of the download of large trace data and complex trigger configuration for on-chip debugging.

You can download your copy (1.8 GB) from the Lattice website.

This entry was posted on Tuesday, July 26th, 2011 at 7:40 pm and is filed under CPLD, FPGA, software. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.

Leave a Reply

Notify me of followup comments via e-mail. You can also subscribe without commenting.

Recent Comments

  • Inyaki: Hi, Would you si king to point me the corsair's single 12v rail supplies? I am interested on it but I can't find it.....
  • peter: In the middle of the geek reading I get a tweet. Here I am
  • icserny: Unfortunately the DIY PCB homepage.is no longer available. Something happened...
  • Lukas: Yes, that's also how I do it, use an extension cable or ar least a 'spacer', i.e. a male and female header soldered directly together....
  • Ja: This looks very interesting. Unfortunatelly looks like the website Is not working now.