Categories

Plunify interview questions

Posted on Thursday, June 30th, 2011 in CPLD, FPGA, interviews by Ian

Tomorrow we’re talking with Plunify, the developers of an online compiler for Altera and Xilinx CPLDs/FPGAs. They added the CPLD dev-board demos to a list of project examples, and made a tutorial video. We put together a how-to when we tested it.

Unfortunately, Xilinx has not yet given Plunify permission to use the compiler in this fashion, so the tutorial cannot go live for the moment… We’ll talk to them about that happened, and ask your questions too.

Please post questions in the comments below, or in the forum.

This entry was posted on Thursday, June 30th, 2011 at 1:59 pm and is filed under CPLD, FPGA, interviews. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.

Leave a Reply

Notify me of followup comments via e-mail. You can also subscribe without commenting.

Recent Comments

  • Alan: Reminds me of "bug zappers" shaped like tennis racquet. Outer mesh is ground for human contact, inner mesh has high voltage. They typically run from...
  • KH: He had qualms about electrolytic cap leakage impacting sleep current. I think such leakage is very low and hard to measure using hobby equipment, so...
  • Mike: Love these! great source for makers!
  • KH: Is my eyes playing tricks on me or did he just use gobs and gobs of solder on the top side?
  • Doug: When do we find out the winner??