Categories

Plunify interview questions

Posted on Thursday, June 30th, 2011 in CPLD, FPGA, interviews by Ian

Tomorrow we’re talking with Plunify, the developers of an online compiler for Altera and Xilinx CPLDs/FPGAs. They added the CPLD dev-board demos to a list of project examples, and made a tutorial video. We put together a how-to when we tested it.

Unfortunately, Xilinx has not yet given Plunify permission to use the compiler in this fashion, so the tutorial cannot go live for the moment… We’ll talk to them about that happened, and ask your questions too.

Please post questions in the comments below, or in the forum.

This entry was posted on Thursday, June 30th, 2011 at 1:59 pm and is filed under CPLD, FPGA, interviews. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.

Leave a Reply

Notify me of followup comments via e-mail. You can also subscribe without commenting.

Recent Comments

  • Sjaak: They are available with more flash then their ST counterparts which makes them more interesting. You don't have to port the code, but use another...
  • Sjaak: I dunno if you can 'license' register definitions, but I'm not a lawyer. Since the chip is available since 2015 and I haven't heard of...
  • Sjaak: They can be found on taobao or the Chinese markets in Shenzhen.
  • KH: I've been a really good boy, I only buy MCU parts from RS and Farnell. :-)
  • Bandi: Not sure if you're trolling or just spent the last few years under a rock... GD32 chips have been around since at least 2015. AVR...