Bus Blaster v2 development

We got a big box of PCBs from Seeed this week. This is an update of the Bus Blaster (in test production now) with a CPLD instead of discrete logic buffer chips.

The CPLD is connected to the secondary JTAG B port of the ft2232. This should make it like a mini CPLD development board, as well as a JTAG debugging tool.

We currently have a bit of an issue because most popular JTAG apps, like URJTAG, only support the ft2232’s JTAG A port. If you have any ideas, or would like to be involved in development or testing, please join us in the forum.

Join the Conversation

4 Comments

Leave a comment

Your email address will not be published. Required fields are marked *

Notify me of followup comments via e-mail. You can also subscribe without commenting.