Maker Faire 2011: Dangerous DSO

Posted on Sunday, May 22nd, 2011 in FPGA, oscilloscope by Ian

Dangerous DSO is a new logic analyzer/oscilloscope prototype we’ve been using in the lab. It combines a 16 channel logic analyzer with one 50MHz oscilloscope channel with +/-10volt DC range. The combined tool shows what your signal does between 0 and 1, which helps pinpoint noise and other electrical glitches.

This entry was posted on Sunday, May 22nd, 2011 at 11:12 pm and is filed under FPGA, oscilloscope. You can follow any responses to this entry through the RSS 2.0 feed. You can skip to the end and leave a response. Pinging is currently not allowed.

5 Responses to “Maker Faire 2011: Dangerous DSO”

  1. maddog says:

    Is this project dead or have I missed any updates?

    • Ian says:

      I took it as far as I cared to, but it doesn’t make sense to commercialize it as the cost is high while not being particularly accurate or useful. All the files, source, etc are in the SVN though if you’d like to take it further yourself.

  2. Sorry to hear you think its a dead end. I found this kickstarter project that probably used your ideas.
    Looks like they are going to the next step. Looks like they upgraded the software from your nasty Java to a real platform useful structure.

    • Ian says:

      Cool. I don’t think the java is nasty though, lol, it’s quite nice and under constant development :) I believe that design uses SIGROK which was quite nasty itself not to long ago ;)

      • Ian says:

        I stand corrected, they’re using an own-brew software. It was anther simialr project using sigrok. Nice to see so many solutions. Hope that at least some of them are open source.

Leave a Reply

Notify me of followup comments via e-mail. You can also subscribe without commenting.

Recent Comments

  • Edward Mallon: Like a great Hollywood franchise, I've finally put together the prequel - months after the I2C registers tutorial was released: This adds to the...
  • Drone: So these go for around $330 USD and NO published calibration procedure online or otherwise? Given what's inside - I don't think I'll be considering...
  • Pekka Akselin: This is ridiculous!? :-) We are back at 256(!) byte EPROMs that needed multiple, a handful, of voltages to run! :-(
  • KH: Let's try a back-of-envelope calc balancing energies. From MCP1700 datasheet, there are graphs for a 200mA load step. Estimate the energy shortfall as 12uJ. Say...
  • Daniel: It's been a week and my comment is still awaiting moderation. Apparently the CIA doesn't want their involvement known?