This circuit prevents high and low sides of three half bridges from conducting at the same time. The logic is low true on the input and output.
