Signal generator

Skip to main content ↑ ↓

Topic: Signal generator (Read 2037 times) previous topic - next topic

Signal generator

January 03, 2013, 03:40:09 pm

Hello,
can I generate a PWM signale with open bench logic sniffer ? Is it also a waveform generator ?

Thanks,
Paolo.

Re: Signal generator

Reply #1 – January 09, 2013, 11:44:21 am

There has been discussion of this feature, but nobody ever added it.

Re: Signal generator

Reply #2 – January 22, 2013, 08:30:14 pm

I am new here, if I were to add this feature, how exactly might I get started?

(BTW, got here by hearing your Amp Hour interview ian. Must tell you, it was inspiring).

Re: Signal generator

Reply #3 – January 23, 2013, 10:10:50 am

This is a tough nut to crack if you don't have some verilog experience, but it is doable. I guess I would start by going to open cores or another FPGA code site and grabbing a a signal generator core. Then get it going on the OLS alone. After that start to hack it into the main OLS core I guess.