Dangerous Prototypes

Other projects => Past projects => CPLD programmable logic => Topic started by: MichaelZ on April 07, 2011, 03:38:57 pm

Title: VHDL CPU Cores
Post by: MichaelZ on April 07, 2011, 03:38:57 pm
Simulating VHDL of an AVR8 soft processor (http://http://hackaday.com/2011/04/07/simulating-vhdl-of-an-avr8-soft-processor/)

http://www.ece.uah.edu/~lacasa/pic18/pic.html (http://www.ece.uah.edu/~lacasa/pic18/pic.html) Building a PIC18C and System-on-a-Chip in an FPGA
PIC18 VHDL Source (http://http://www.ece.uah.edu/~lacasa/pic18/pic.zip)

( ! ) Fatal error: Uncaught exception 'Elk_Exception' with message 'Please try again. If you come back to this error screen, report the error to an administrator.' in /var/www/dangerousprototypes/forum/sources/database/Db-mysql.class.php on line 696
( ! ) Elk_Exception: Please try again. If you come back to this error screen, report the error to an administrator. in /var/www/dangerousprototypes/forum/sources/database/Db-mysql.class.php on line 696
Call Stack
#TimeMemoryFunctionLocation
10.00892036696session_write_close ( )...(null):0
20.00922168272ElkArte\sources\subs\SessionHandler\DatabaseHandler->write( )...(null):0
30.00922169048Database_MySQL->query( ).../DatabaseHandler.php:119
40.05382307768Database_MySQL->error( ).../Db-mysql.class.php:273