Attached is a cleaned up version of the VHDL code with the following enhancements:
- New SPI code, works with the latest PIC firmware (v3.0)
- Working Metadata command (not sure if the values returned are correct)
- New RLE code; n bit counters for n bit data width (except for 24 bits). Additional compression for cases with zero run lengths. RLE stop command is also implemented
- Fixed the spurious triggers due to floating external trigger pin
- Resolved timing issues
Also attached is the diff for Device.java that handles the RLE data and the fix for the before/after trigger capture.
Don't forget to regenerate the BRAM core before compiling the project.
Thank you kinsa,
I'll take a look and get it checked into github.
Jack.
Thanks kinsa,
Great work! Now there are upgraded cores in both HDL languages.
After reading dogbody's excellent documentation, here is the fix for the trigger point synchronization.
Note that for this VHDL code, RLE for 200 MHz sampling rate is not supported.
Missed the SPI synchronizer code.
The compiled bit file is also included.