1
Show Posts
This section allows you to view all Show Posts made by this member. Note that you can only see Show Posts made in areas you currently have access to.
Messages - iens
2
Open Bench Logic Sniffer / Re: Replace PIC
If I choose the newer SPI connection, do I must change constraint file?
3
Open Bench Logic Sniffer / Re: Replace PIC
And use port B in JTAG mode to configure FPGA or program ROM across FPGA.
Sorry for my questions but I have a FTDI chip in stock and I would like use it. Your project Logic Analyser in very good and very usefull.
4
Open Bench Logic Sniffer / Re: Replace PIC
(Sorry for my english)
I saw that PAPILIO ONE is compatible with SUMP to do a logic analyser and it use a FTDI chip between USB port and FPGA. Could I do the same ?
Thanks
5
Open Bench Logic Sniffer / Replace PIC
I would like doing this board but I haven't a PIC Programmer. So I would like replace it.
Thanks