1
Show Posts
This section allows you to view all Show Posts made by this member. Note that you can only see Show Posts made in areas you currently have access to.
Messages - csch
2
Bus Pirate Development / Re: Firmware 6.1 - Binary SPI mode issues?
Thank you again!
Bus Pirate 3.5, Firmware 6.2 (r1862), Bootloader 4.4 found.
Entered binary SPI mode version 1.
Press any key to abort
CS Switched to low
'.' 03 3 - '.' 00 0
'.' 00 0 - '.' 00 0
'.' 00 0 - '.' 00 0
'.' 00 0 - '1' 31 49
'.' 00 0 - '1' 31 49
'.' 00 0 - '1' 31 49
'.' 00 0 - 'S' 53 83
'.' 00 0 - '8' 38 56
'.' 00 0 - '2' 32 50
'.' 00 0 - 'N' 4E 78
'.' 00 0 - '0' 30 48
'.' 00 0 - 'H' 48 72
'.' 00 0 - '3' 33 51
'.' 00 0 - '0' 30 48
'.' 00 0 - '0' 30 48
CS Switched to high
…
(interestingly it ends with the first byte of a read address sent, and CS low... hm... needs more LEDs ;)
3
Bus Pirate Development / Re: Bus Pirate firmware v6.2 development
I can confirm that the bpv3-spifix.hex indeed fixes the SPI clockrate issues.
Regards,
Christian
4
Bus Pirate Development / Re: Firmware 6.1 - Binary SPI mode issues?
Yes, I saw the flashrom related discussion. I just fail to set up a firmware compiler here ;)
In a), the init I use works like this:
- send up to twenty 0x00. If there's a "BBIOx" reply, assume binary mode entered. Sometimes I get 0x07 back, sometimes 0x01 - no exact idea when that happens.
- if that failed, send up to 20 "r" (might be stuck in terminal mode in a questionaire) until there's something ending with ">" but not ")>", then retry the twenty 0x00. Abort init attempt if there's still no BBIOx reply.
- Once there's the BBIO reply, switch back to terminal mode by sending a 0x0f, and extract version information from the string. Up to twenty attempts, again. If that worked, assume Terminal Mode with HiZ state.
What I see is that the first 0x00 immediately gets the BBIO1 reply, but 0x0f does just the same. This state is mostly reached after aborting the program while the receive section of a Binary SPI mode subcommand 0x04/0x05 is running. This may or may not be related to a bug in the RTS/CTS serial port handhaking between the FT232 and the PIC - with hardware handshake enabled I can't communicate with the bus pirate at all. Maybe it's just a desync of the UARTs, and nothing but a reset can be done. Without the handshake the PIC will send its pending data to the FT232 which will just ignore it. That would explain the behavior, since I can't see a code path that would cause it.
For the sniffing issues I'd have to hook up the device I'm sniffing again, which is quite some effort. I might give it a try later today.
Regards.
Christian
5
Bus Pirate Development / Re: Bus Pirate firmware v6.2 development
Can you take a quick look at
http://http://dangerousprototypes.com/forum/viewtopic.php?f=28&t=4367
and fix the speed line & think about how you'd change CS handling? Problems persist in 6.2-1862.
Regards,
Christian
6
Flashrom / Re: slow read M25P16
On first glance through flashrom (which I wanted to scavenge for their SPI flash code since that's what I'm toying with) it didn't look like it was switchig serial speed at all.
7
Bus Pirate Development / Re: Firmware 6.1 - Binary SPI mode issues?
The CS (not) driving in Hi-Z mode bug is definitey still there.
The weird firmware state bug, too:
select(4, [3], NULL, NULL, {0, 100000}) = 0 (Timeout)
Timeout, no data available for 100ms. This is just to clear any possibly pending data.
write(3, "