Skip to main content

Topics

This section allows you to view all Topics made by this member. Note that you can only see Topics made in areas you currently have access to.

Topics - bhunting

1
Bus Pirate Development / Adding extra AUX pins to BP 3.6
I have a Sparkfun, SEEED, and two Adafruit 3.6 bus pirates. I usually have multiple irons in the fire, and multiple BPs hooked up to them.

The other day I could have used a second AUX pin to toggle RST on a device under test. I know the BP4 has 2 extra AUX pins but I already have multiple version 3 BPs. I downloaded the 6.1 source and looked at the BP4 interface and how the extra AUX pins are controlled. The interface and code looks pretty straight forward.

Looking at the BP 3.6 the AUX pin is straight out of the processor, no external pullup. The AUX pin is a 3.3v pin 5v tolerant. The AUX pin comes off of RB10.

The ICSP header is pinned out and includes PGC and PGD. PGC and PGD are RB1 and RB0. They come straight off of the processor, just like the existing AUX pin, they are 3.3v but NOT 5v tolerant.

What do you think about using the PGC/PGD (RB1/RB0) pins as additional AUX pins on the BP 3.6?

As long as I stick with 3.3v interfacing, which more and more of my work is tending to, I should be safe.

Has anyone already done this? No sense reinventing the wheel.

I would keep the same cA/kA syntax as in BP4.

I see hints that the PB3.6 is code size limited. It doesn't look like a lot more code but am I going to run into problems trying to fit it in?

I am able to build the 6.1 source using the Microchip XC16 (v1.22) compiler and I get program space at 92% and data space at 66%.
2
Logic Pirate / Logic Shrimp as a pattern generator
I just ordered a logic shrimp from seeed studios.  I'm not in dire need of a logic analyzer given that I already have a Saleae and an OLS, but I am interested in a 20MHz pattern generator.

It looks like it would be straightforward to reconfigure the logic shrimp as a pattern generator, the hardware seems all in place.

The question of course is the software.  Is anyone working on a pattern generator firmware or client for the logic shrimp?

Would it be best to integrate a pattern generator into the logic analyzer firmware and Jawi's Logic Sniffer client or make a stand alone firmware and client?

It also seems there would a glitch in the pattern each time the pattern reset if the patten length was not exactly 256k long.