Logic Sniffer: Feature status

From DP

Revision as of 07:43, 24 August 2010 by Ian (Talk | contribs)
Jump to: navigation , search
Features working in bitstream versions
Featurev2.1v2.11v2.12
Fast SPI data bus X X X
Dynamic memory X
RLE 32bit only 8/16/32bit 32bit only
  • Fast SPI data bus - the FPGA and PIC communicate over a fast SPI data bus (new in v2)
  • Dynamic memory - more memory is available when fewer channels are used (new in v2.12)
  • RLE - compression method (32bits usually ok, other configurations still in progress)
Retrieved from "http://dangerousprototypes.com/docs/Logic_Sniffer:_Feature_status"