MSP430 Launchpad Logic Analyzer based on the Logic Shrimp

in Logic Shrimp, MSP430 by DP | 0 comments

oPossum built a 6 channel logic analyzer booster pack for the MSP430 Launchpad. His design is inspired by the Logic Shrimp and used SPI serial interface RAM chips to store samples. The MSP430 software is SUMP compatible and works with Jawi’s OLS client.

This is a logic analyzer add-on for the TI MSP430 Launchpad. It is inspired by the Logic Shrimp – you could say it is a rip off the design – that would be quite fair.

There are a few differences in the design compared to the Logic Shrimp.

The SPI RAM chips have the SI and SO lines tied together. This reduces the pin count needed on the microcontroller…

The MSP430 can output it’s internal clock on P1.4, so this is used to clock the SPI RAM during acquisition. This feature eliminates the need for a tristate buffer between the oscillator and RAM CLK line…

With the Scanalogic 2, there are now designs for SPI SRAM-based logic analyzers for AVR, MSP430, and PICs.

This entry was posted in Logic Shrimp, MSP430 and tagged , , .

Leave a Comment

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

Notify me of followup comments via e-mail. You can also subscribe without commenting.