Online course for Altera’s SignalTapII logic analyser simulator for FPGAs

in FPGA, help by DP | 0 comments

In a previous post we wrote about Kiran’s review of Altera’s SignalTapII logic analyzer simulator for FPGAs. Jason let us know that Altera provides many free online courses for their tools, and one of them is for the SignalTapII. The course covers the following:

  • Add one or more instances of the SignalTap II logic analyzer to a design
  • Configure the SignalTap II logic analyzer to debug the design
  • Use the logic analyzer with incremental compilation to reduce recompile times
  • Operate the SignalTap II logic analyzer to capture data as defined by the trigger settings
  • Analyze data captured by the trigger condition(s) & use it to locate & fix bugs in the design
  • Use storage qualification, state-based triggering flow & power-up triggers

Via the comments.

This entry was posted in FPGA, help and tagged , , .

Leave a Comment

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

Notify me of followup comments via e-mail. You can also subscribe without commenting.