FPGA bitstream security broken


Researchers in Germany have released two papers detailing how security of the bitstream on Xilinx FPGAs can be compromised.

The first paper (11 pages) discusses power analysis attacks and extracting keys from Virtex-II devices.

The second (3 pages) describes an analysis of the Virtex 4 and 5 bitstream encryption mechanism.

Via Slashdot.

This entry was posted in documentation, FPGA, security and tagged , , .

Comments

  1. Andy says:

    I think you may have swapped the order of the papers. I believe the Virtex-II Pro breakage was first, and the second paper analyzes portability of that sidechannel attack to the V4/V5.

  2. the machinegeek says:

    Thanks. Switched them back now.

Leave a Comment

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

Notify me of followup comments via e-mail. You can also subscribe without commenting.