Altera introduces Max V CPLD

in Chips, documentation by the machinegeek | 1 comment


Altera has introduced their Max V family of CPLDs. Features include operation from a single 1.8 volt external supply for device core, internal oscillator, user flash memory block of up to 8 Kbits for non-volatile storage with up to 1000 read/write cycles, and multiVolt I/O interface supporting 3.3, 2.5, 1.8, 1.5 and 1.2-Volt logic levels. In system programming can be accomplished with any of the familiar Altera “Blaster” cables. Single unit prices start under a dollar, and a dev kit will reportedly ship in February. Complete documentation is available on the Altera website.

This entry was posted in Chips, documentation and tagged , .

Comments

  1. bearmos says:

    I’m not really into CPLD’s (or FPGA’s) currently, but this seems like it’s coming in at a half-decent price point $1.70 and $4.90 for 64 and 192 macro cells, respectively. Anyone have a sense of what can be accomplished with this class of device?

Leave a Comment

Your email address will not be published. Required fields are marked *

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>

Notify me of followup comments via e-mail. You can also subscribe without commenting.