Logic analyzer firmware development update
Today we completed an initial PIC firmware for the open source logic analyzer. The PIC has two operating modes: a serial bridge for SUMP to talk to the client on the FPGA, and a ROM programmer that updates the AT45DB041D flash chip with new logic for the FPGA. There’s still some bugs, but the design is coming together. Give your suggestions and follow our progress in the forum.
Major to dos:
- Finish the USB bootloader port to 18f24j50
- Clean and comment the PIC source
- Clean up the PERL updater scripts